10G TCP ULL edition

10G Ethernet TCP Ultra Low Latency IP core for FPGAs, also available as part of nxFramework

The industry’s most reliable & mature full hardware, ultra-low latency TCP/IP core


Bring the best-in-class ultra-low latency network connectivity to your hardware design with Enyx rock-solid and acclaimed Ethernet IP Cores. Minimize time-to-market with our full RTL implementation and support. Stay always at the forefront of technology with our frequent updates with the latest latency improvements and optimizations.


nxTCP – ULL is available exclusively on nxFramework.

The nxTCP – Ultra low latency edition overview:



Performance Reports

Consult our latest latency figures



view report

Key Points



  • Best-in-class ultra-low latency from wire to user’s logic.
  • 10G Ethernet connectivity. Maximum bandwidth delivered.
  • Full RTL Layers 1, 2, 3 and 4, which include Enyx proprietary ultra-low latency full hardware TCP/IP, ARP, and ICMP implementations.
  • Compatible with the Enyx ultra-low latency MAC/PCS IP core.
  • Clock configurable at up to 350 MHz, for improved latency results.
  • Easy to use standardized Avalon and AXI-4 interfaces.
  • Multiple instances per FPGA and multiple logical interfaces per instance, each of them with a unique IPv4, MAC address, VLAN ID, Gateway and Mask.
  • Up to 128 TCP sessions per instance, each of them configurable dynamically in server or client mode.



Available FPGA providers:

Technical Specifications


TCP Management per session
– Up to 128 simultaneous sessions
– Client or server mode configurable at runtime


User Configurable TCP Options
– VLAN Priority, with insertion of PCP and DEI fields at emission
– Window Scale Factor
– Timestamp


Customizable MTU (Maximum Transmission Unit)
– Up to 9000 bytes payload to support from standard to jumbo frames


MAC in Promiscuous mode (transparent)
– Access to MAC raw TX/RX interface


ICMP and ARP protocol support


Multiple Interface
– Up to 8 logical interfaces per instance
– Linked to any session
– VLAN configurable per interface


Avalon/AXI-4 Streaming
– 128-bit wide interface running at 350 MHz for TCP/IP client port
– 64-bit wide interface running at 250 MHz for MAC client port (TCP/IP bypass)


IP configuration/management
– 32-bit Avalon-MM/AXI- 4 lite slave control interface for MAC and TCP
– Status and statistics available for monitoring at MAC or TCP session level


Customizable TCP retransmission buffer
– Customizable buffer size (depth and width)
– Customizable Internal or External memory support (DDRx & QDRx) depending configuration on performance and FPGA size requirements


PHY Interface
– PMA Parallel Data between PCS and vendor PMA (PMA Direct Mode for Intel)
– MII 64-bit Streaming Interface between PCS and MAC

Supported FPGA platforms:

Package contents


nxTCP IP Core
– Libraries for functional simulation
– Synthesizable VHDL and Verilog RTL (encrypted) for synthesis/implementation


nxTCP Testbench
– Simulation libraries


Client-Server Reference Designs
– Simulation environment and scripts
– Quartus II and Vivado Synthesis/implementation project for supported partner’s boards


Complete Documentation
– User’s manual
– Getting started guide


Technical Support and Maintenance Updates
– 1 year of technical support
– 1 year of IP updates

Enyx certified board partners:

Available reference designs


Xilinx Virtex UltraScale +


Are you already a customer ?


Get the latest IP Core release from Enyx Distribution Platform